The ChipList, by Adrian Offerman; The Processor Portal

Processor Selector

Tree: collapse / expand
View: show / edit

bookmark bookmark site
bookmark permalink

15.2.6  AMD Sempron processor (Palermo, revision E3, Socket 939)


Model name: Sempron.
Code name: Palermo, revision E3.
Family name: Cities.
Supplier: AMD.
Component class: CPU.


Generation: K8.


No 64 bit technology: AMD64.

Multimedia instruction sets: MMX, Enhanced 3DNow!, SSE, SSE2, SSE3.


L1 cache: 64 kbyte instruction cache, 64 kbyte data cache (Harvard architecture).
L2 cache: 256 kbyte (other 256 kbyte disfunctional/disabled) or 128 kbyte (other 384 kbyte disfunctional/disabled).


128 bit (dual-channel), 200 MHz, DDR memory controller: max. 8 x 512 Mbyte = 4 Gbyte (4 x 1 Gbyte double-sided PC3200 memory module).

800 MHz HyperTransport bus.

Memory protection: NX bit (Enhanced Virus Protection, EVP).


Power management

Power management: Cool'n'Quiet (CnQ).

Clock speed

Clock speed Model Cache Multiplier Introduction Order part numbers
200 MHz / 1.80 GHz AMD Sempron 3000+ CPU 128 kbyte L2 9 October 2005 OEM: SDA3000DIO2BP
200 MHz / 1.80 GHz AMD Sempron 3200+ CPU 256 kbyte L2 9 October 2005 OEM: SDA3200DIO3BP


Voltage: 1.35-1.40 V.
Power dissipation: 62 W TDP.

Temperature: 0-69 °C.

Manufacturing process: 90 nm.

Number of transistors: 76.0 million.

Die size: 84 mm2.

Packaging: Socket 939.

Step level


Step levels: E3.

S-Spec / Stepping code

Model Code Stepping
AMD Sempron 3200+ CPU ABBGD E3
AMD Sempron 3000+, 3200+ CPU CBBLE E3
AMD Sempron 3000+ CPU LBBLY E3

Page viewed 28097 times since Sun 1 Mar 2009, 0:00.